Language of the M6800 Microprocessor

Instruction Set

Add Accumulators

Instruction Execution Time

(in microseconds assuming a 1 MHz clock)

ABA	Add Accumulators									
ADC	Add with Carry		þ							
ADD AND	Add		Dual operand		<u>te</u>		ъ			
ASL	Logical And Arithmetic Shift Left		g	~	Immediate	_	Extended		Ø	Ø
ASR	Arithmetic Shift Right		<u>a</u>	ACCX	me	Direct	te	Index	Implied	Implied
BCC	Branch if Carry Clear		2	Ą	프	₫	Ж	<u>=</u>	<u>=</u>	<u>=</u>
BCS	Branch if Carry Set	ABA							2	
BEQ	Branch if Equal to Zero	ADC	х		2	3	4	5	•	
BGE	Branch if Greater or Equal Zero	ADD	x	•	2	3	4	5	•	
BGT	Branch if Greater than Zero	AND	Х	•	2	3	4	5	•	•
BHI BIT	Branch if Higher	ASL		2	•	•	6	7	•	•
BLE	Bit Test Branch if Less or Equal	ASR		2	•	•	6	7	•	•
BLS	Branch if Lower or Same	BCC		•	•	•	•	•	•	4
BLT	Branch if Less than Zero	BCS		•	•	•	•	•	•	4
BMI	Branch if Minus	BEQ BGE		•	:	:	:	:	:	4
BNE	Branch if Not Equal to Zero	BGT							•	4
BPL	Branch if Plus	BHI		•	•	•	•	•	•	4
BRA	Branch Always	BIT	х	•	2	3	4	5	•	٠
BSR BVC	Branch to Subroutine	BLE		•	•	•	•	•	•	4
BVS	Branch if Overflow Clear Branch if Overflow Set	BLS		•	•	•	•	•	•	4
CBA	Compare Accumulators	BLT		•	•	•	•	•	•	4
CLC	Clear Carry	BMI		•	•	•	•	•	•	4
CLI	Clear Interrupt Mask	BNE		•	:	•	•	:	•	4
CLR	Clear	BPL BRA		:	:	:	:	:		4
CLV	Clear Overflow	BSR		:		•			•	8
CMP	Compare	BVC		•	•	•	•	•	•	4
COM	Complement	BVS		•	•	•	•	•	•	4
CPX	Compare Index Register	CBA		•	•	•	•	•	2	•
DAA DEC	Decimal Adjust Decrement	CLC		•	•	•	•	•	2	•
DES	Decrement Stack Pointer	CLI		•	•	•	•	•	2	•
DEX	Decrement Index Register	CLR		2	•	•	6	7	•	•
EOR	Exclusive OR	CLV	.,	•	•	•	4	•	2	•
INC	Increment	CMP COM	Х	2	2	3	4 6	5 7	:	:
INS	Increment Stack Pointer	CPX		•	3	4	5	6	•	
INX	Increment Index Register	DAA		•	•	•	•	•	2	•
JMP	Jump	DEC		2	•	•	6	7	•	•
JSR LDA	Jump to Subroutine Load Accumulator	DES		•	•	•	•	•	4	•
LDS	Load Stack Pointer	DEX		•	•	•	•	•	4	•
LDX	Load Index Register	EOR	Х	•	2	3	4	5	•	•
LSR	Logical Shift Right	INC		2	•	•	6	7	•	•
NEG	Negate	INS INX		•	:	•	:	:	4 4	:
NOP	No Operation	JMP		•	•	•	3	4	•	
ORA	Inclusive OR Accumulator	JSR		•	•	•	9	g	•	•
PSH	Push Data	LDA	х	•	2	3	4	9	•	•
PUL ROL	Pull Data Rotate Left	LDS		•	3	4	5	6	•	•
ROR	Rotate Right	LDX		•	3	4	5	6	•	•
RTI	Return from Interrupt	LSR		2	•	•	6	7	•	•
RST	Return from Subroutine	NEG		2	•	•	6	7	•	•
SBA	Subtract Accumulators	NOP		•	2	•	•	•	2	•
SEC	Subtract with Carry	ORA PSH	Х	:	2	3	4	5	4	:
SEC	Set Carry	PUL		•	•	•			4	
SEI	Set Interrupt Mask	ROL		2	•	•	6	7	•	•
SEV STA	Set Overflow Store Accumulator	POP		2	•	•	6	7	•	•
STS	Store Stack Register	RTI		•	•	•	•	•	10	•
STX	Store Index Register	RTS		•	•	•	•	•	5	•
SUB	Subtract	SBA		•	•	•	•	•	2	•
SWI	Software Interrupt	SBC	Х	•	2	3	4	5	•	•
TAB	Transfer Accumulators	SEC SEI		:	•	:		:	2	:
TAP	Transfer Accumulators to	SEV		•	•	•	•	•	2	•
TE 4	Condition Code Reg.	STA	х	•	•	4	5	6	•	•
TEA	Transfer Accumulators	STS		•	•	5	6	7	•	•
TPA	Transfer Condition Code Reg. to	STX		•	•	5	6	7	•	•
TST	Accumulator Test	SUB	Х	•	2	3	4	5	•	•
TSX	Transfer Stack Pointer to Index	SWI		•	•	•	•	•	12	•
	Register	TAB		•	•	•	•	•	2	•
TXS	Transfer Index Register to Stack	TAP		•	:	:	:	:	2	:
	Pointer	TBA TPA		:	:	:	:	:	2	:
WAI	Wait for Interrupt	TST		2		•	6	7	•	
		TSX		•	•	•	•	•	4	•
		TXS		•	•	•	•	•	4	•
		WAI		•	•	•	•	•	9	•

Instruction Addressing Modes

ACCX (accumulator only) Addressing
In accumulator only addressing, either
accumulator A or accumulator B is specified.
These are one-byte instructions.

Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction. No further addressing of memory is required. The MPU addresses this location when it fetches the immediate instruction for execution. These are two/three-byte instructions.

Direct Addressing

In direct addressing, the address of the operand is, contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine; i.e., locations zero through 255. That part of the memory should be used for temporary data storage and intermediate results. In most configurations, it should be a random access memory. These are two-byte instructions.

Extended Addressing

In extended addressing, the value contained in the second byte of the instruction is used as the higher eight-bits of the address of the operand. The third byte of the instruction is used as the lower eight-bits of the address of the operand. This gives one a 16-bit address for the operand. This is an absolute address in memory. There are three-byte instructions.

Indexed Addressing

In indexed addressing, the value contained in the second byte of the instruction is added to the index register lower eight-bits in the MPU. The carry is then added to the higher older eight-bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

Implied Addressing

In the implied addressing mode the instruction gives the address (i.e. stack pointer, index register, etc.). These are one-byte instructions.

Relative Addressing

In relative addressing, the value contained in the second byte of the instruction is added to the program counters lowest eight-bits plus two. The carry or borrow is then added to the high eight-bits. This allows the user to address data within a range of -125 to +129 bytes of the present instruction. These are two byte instructions.