



8286/8287 OCTAL BUS TRANSCEIVER

- Data Bus Buffer Driver for iAPX 86,88, MCS-80™, MCS-85™, and MCS-48™ Families
- High Output Drive Capability for Driving System Data Bus
- Fully Parallel 8-Bit Transceivers
- 3-State Outputs
- 20-Pin Package with 0.3" Center
- No Output Low Noise when Entering or Leaving High Impedance State

The 8286 and 8287 are 8-bit bipolar transceivers with 3-state outputs. The 8287 inverts the input data at its outputs while the 8286 does not. Thus, a wide variety of applications for buffering in microcomputer systems can be met.




Figure 1. Logic Diagrams




Figure 2. Pin Configurations

Table 1. Pin Description


Symbol	Type	Name and Function
T	I	Transmit: T is an input control signal used to control the direction of the transceivers. When HIGH, it configures the transceiver's B ₀ -B ₇ as outputs with A ₀ -A ₇ as inputs. T LOW configures A ₀ -A ₇ as the outputs with B ₀ -B ₇ serving as the inputs.
\overline{OE}	I	Output Enable: \overline{OE} is an input control signal used to enable the appropriate output driver (as selected by T) onto its respective bus. This signal is active LOW.
A ₀ -A ₇	I/O	Local Bus Data Pins: These pins serve to either present data to or accept data from the processor's local bus depending upon the state of the T pin.
B ₀ -B ₇ (8286) B ₀ -B ₇ (8287)	I/O	System Bus Data Pins: These pins serve to either present data to or accept data from the system bus depending upon the state of the T pin.

FUNCTIONAL DESCRIPTION


The 8286 and 8287 transceivers are 8-bit transceivers with high impedance outputs. With T active HIGH and \overline{OE} active LOW, data at the A₀-A₇ pins is driven onto the B₀-B₇ pins. With T inactive LOW and \overline{OE} active LOW, data at the

B₀-B₇ pins is driven onto the A₀-A₇ pins. No output low glitching will occur whenever the transceivers are entering or leaving the high impedance state.


TEST LOAD CIRCUITS




B OUTPUT




A OUTPUT




B OUTPUT



B OUTPUT



A OUTPUT



A OUTPUT

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias.....0°C to 70°C
 Storage Temperature.....-65°C to +150°C
 All Output and Supply Voltages.....-0.5V to +7V
 All Input Voltages.....-1.0V to +5.5V
 Power Dissipation.....1 Watt

**NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

D.C. CHARACTERISTICS ($V_{CC} = +5V \pm 10\%$, $T_A = 0^\circ\text{C}$ to 70°C)

Symbol	Parameter	Min	Max	Units	Test Conditions
V_C	Input Clamp Voltage		-1	V	$I_C = -5 \text{ mA}$
I_{CC}	Power Supply Current—8287 —8286		130 160	mA mA	
I_F	Forward Input Current		-0.2	mA	$V_F = 0.45\text{V}$
I_R	Reverse Input Current		50	μA	$V_R = 5.25\text{V}$
V_{OL}	Output Low Voltage —B Outputs —A Outputs		.45 .45	V V	$I_{OL} = 32 \text{ mA}$ $I_{OL} = 16 \text{ mA}$
V_{OH}	Output High Voltage —B Outputs —A Outputs	2.4 2.4		V V	$I_{OH} = -5 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
I_{OFF} I_{OFF}	Output Off Current Output Off Current		I_F I_R		$V_{OFF} = 0.45\text{V}$ $V_{OFF} = 5.25\text{V}$
V_{IL}	Input Low Voltage —A Side —B Side		0.8 0.9	V V	$V_{CC} = 5.0\text{V}$, See Note 1 $V_{CC} = 5.0\text{V}$, See Note 1
V_{IH}	Input High Voltage	2.0		V	$V_{CC} = 5.0\text{V}$, See Note 1
C_{IN}	Input Capacitance		12	pF	$F = 1 \text{ MHz}$ $V_{BIAS} = 2.5\text{V}$, $V_{CC} = 5\text{V}$ $T_A = 25^\circ\text{C}$

NOTE:

1. B Outputs— $I_{OL} = 32 \text{ mA}$, $I_{OH} = -5 \text{ mA}$, $C_L = 300 \text{ pF}$; A Outputs— $I_{OL} = 16 \text{ mA}$, $I_{OH} = -1 \text{ mA}$, $C_L = 100 \text{ pF}$.

A.C. CHARACTERISTICS ($V_{CC} = +5V \pm 10\%$, $T_A = 0^\circ\text{C}$ to 70°C)


Loading: B Outputs— $I_{OL} = 32 \text{ mA}$, $I_{OH} = -5 \text{ mA}$, $C_L = 300 \text{ pF}$
 A Outputs— $I_{OL} = 16 \text{ mA}$, $I_{OH} = -1 \text{ mA}$, $C_L = 100 \text{ pF}$

Symbol	Parameter	Min	Max	Units	Test Conditions
TIVOV	Input to Output Delay Inverting	5	22	ns	(See Note 1)
	Non-Inverting	5	30	ns	
TEHTV	Transmit/Receive Hold Time	5		ns	
TTVEL	Transmit/Receive Setup	10		ns	
TEHOZ	Output Disable Time	5	18	ns	
TELOV	Output Enable Time	10	30	ns	
TILIH, TOLOH	Input, Output Rise Time		20	ns	From 0.8 V to 2.0V
TIHIL, TOHOL	Input, Output Fall Time		12	ns	From 2.0V to 8.0V

NOTE:


1. See waveforms and test load circuit on following page.

WAVEFORMS



NOTE:

1. All timing measurements are made at 1.5V unless otherwise noted.



Output Delay versus Capacitance