

8276 SMALL SYSTEM CRT CONTROLLER

- Programmable Screen and Character Format
- 6 Independent Visual Field Attributes
- Cursor Control (4 Types)

- MCS-51®, MCS-85®, iAPX 86, and iAPX 88 Compatible
- Dual Row Buffers
- Single +5V Supply
- 40-Pin Package

The Intel 8276 Small System CRT Controller is a single chip device intended to interface CRT raster scan displays with Intel microcomputers in minimum device-count systems. Its primary function is to refresh the display by buffering character information from main memory and keeping track of the display position of the screen. The flexibility designed into the 8276 will allow simple interface to almost any raster scan CRT display with a minimum system IC count.




Figure 1. Block Diagram

ւշ₃₫	,	~~	40	b vcc
ᇈᆸ	2		39	NC NC
rc1 [3		38	NC
rcº 🗆	4			LTEN
BRDY	5		- 1	RVV
BS C	6			VSP
HRTC	7			GPA:
VRTC				GPA
RD C				HLG1
WA				INT
NC		8276		CCT
DB ₀				CC6
				-
DB ₁				D cc⁵
DB ₂	1			Dcc⁴
DB ₃				D cc₃
OB4 [16			□cc₂
DB ₅				Dcc1
DB ₆				□cc₀
DB ₇	19			□ cs
GND 🗆	20		21	D c/₱

Figure 2. Pin Configuration



Table 1. Pin Descriptions

Symbol	Pin No.	Туре	Name and Function
LC ₃ LC ₂ LC ₁ LC ₀	1 2 3 4	0	Line count. Output from the line counter which is used to address the character generator for the line positions on the screen.
BRDY	5	0	Buffer ready. Output signal indicating that a Row Buffer is ready for loading of character data.
BS	6	_	Buffer select. Input signal enabling WR for character data into the Row Buffers.
HRTC	7	0	Horizontal retrace. Output signal which is active during the programmed horizontal retrace interval. During this period the VSP output is high and the LTEN output is low.
VRTC	8	0	Vertical retrace. Output signal which is active during the programmed vertical retrace interval. During this period the VSP output is high and the LTEN output is low.
RD	9	1	Read input. A control signal to read registers.
WR	10	1	Write Input. A control signal to write commands into the control registers or write data into the row buffers.
NC	11		No connection.
DB ₀ DB ₁ DB ₂ DB ₃ DB ₄ DB ₅ DB ₆ DB ₇	12 13 14 15 16 17 18 19	1/0	Bidirectional data bus. Three-state lines. The outputs are enabled during a read of the C or P ports.
Ground	20		Ground.

Symbol	Pin No.	Туре	Name and Function
Vcc	40		+5V power supply.
NC	39		No connection.
NC	38		No connection.
LTEN	37	0	Light enable. Output signal used to enable the video signal to the CRT. This output is active at the programmed underline cursor position, and at positions specified by attribute codes.
RVV	36	0	Reverse video. Output signal used to activate the CRT circuitry to reverse the video signal. This output is active at the cursor position if a reverse video block cursor is programmed or at the positions specified by the field attribute codes.
VSP GPA ₁ GPA ₀	35 34 33	0	Video suppression. Output signal used to blank the video signal to the CRT. This output is active: — during the horizontal and vertical retrace intervals. — at the top and bottom lines of rows if underline is programmed to be number 8 or greater. — when an end of row or end of screen code is detected. — when a Row Buffer underrun occurs. — at regular intervals (1/16 frame frequency for cursor, 1/32 frame frequency for attributes)—to create blinking displays as specified by cursor or field attribute programming. General purpose attribute codesOutputs which are enabled by the gen-
HLGT	32	0	eral purpose field attribute codes. Highlight. Output signal used to intensify the display at particular positions on the screen as specified by the field attribute codes.
INT	31	0	Interrupt output.
CCLK	30	J	Character clock (from dot/timing logic).
CC ₆ CC ₅ CC ₄ CC ₃ CC ₂ CC ₁ CC ₀	29 28 27 26 25 24 23	0	Character codes. Output from the row buffers used for character selection in the character generator.
CS	22	. 1	Chip select. Enables RD of status or WR of command or parameters.
C/ P	21		Port address. A high input on this pin selects the "C" port or command registers and a low input selects the "P" port or parameter registers.



FUNCTIONAL DESCRIPTION

Data Bus Buffer

This 3-state, bidirectional, 8-bit buffer is used to interface the 8276 to the system Data Bus.

This functional block accepts inputs from the System Control Bus and generates control signals for overall device operation. It contains the Command, Parameter, and Status Registers that store the various control formats for the device functional definition.

C/ P	OPERATION	REGISTER
0	Read	RESERVED
0	Write	PARAMETER
1	Read	STATUS
1	Write	COMMAND

RD (READ)

A "low" on this input informs the 8276 that the CPU is reading status information from the 8276.

WR (WRITE)

A "low" on this input informs the 8276 that the CPU is writing data or control words to the 8276.

CS (CHIP SELECT)

A "low" on this input selects the 8276 for RD or WR of Commands, Status, and Parameters.

BRDY (BUFFER READY)

A "high" on this output indicates that the 8276 is ready to receive character data.

BS (BUFFER SELECT)

A "low" on this input enables \overline{WR} of character data to the 8276 row buffers.

INT (INTERRUPT)

A "high" on this output informs the CPU that the 8276 needs interrupt service.

C/P	RD	WR	CS	BS	
0	0	1	0	1	Reserved
0	1	0	0	1	Write 8276 Parameter
1	0	1	0	1	Read 8276 Status
1	1	0	0	1	Write 8276 Command
Х	1	0	1	0	Write 8276 Row Buffer
Х	1	1	X	Х	High Impedance
Х	Х	Х	1	1	High Impedance

Character Counter

The Character Counter is a programmable counter that is used to determine the number of characters to be displayed per row and the length of the horizontal retrace interval. It is driven by the CCLK (Character Clock) input, which should be derived from the external dot clock.

Line Counter

The Line Counter is a programmable counter that is used to determine the number of horizontal lines (Raster Scans) per character row. Its outputs are used to address the external character generator.

Row Counter

The Row Counter is a programmable counter that is used to determine the number of character rows to be displayed per frame and length of the vertical retrace interval.

Raster Timing and Video Controls

The Raster Timing circuitry controls the timing of the HRTC (Horizontal Retrace) and VRTC (Vertical Retrace) outputs. The Video Control circuitry controls the generation of HGLT (Highlight), RVV (Reverse Video), LTEN (Light Enable), VSP (Video Suppress), and GPA₀₋₁ (General Purpose Attribute) outputs.

Row Buffers

The Row Buffers are two 80-character buffers. They are filled from the microcomputer system memory with the character codes to be displayed. While one row buffer is displaying a row of characters, the other is being filled with the next row of characters.

Buffer Input/Output Controllers

The Buffer Input/Output Controllers decode the characters being placed in the row buffers. If the character is a field attribute or special code, they control the appropriate action. (Example: A "Highlight" field attribute will cause the Buffer Output Controller to activate the HGLT output.)



SYSTEM OPERATION

The 8276 is programmable to a large number of different display formats. It provides raster timing, display row buffering, visual attribute decoding and cursor timing.

It is designed to interface with standard character generators for dot matrix decoding. Dot level timing must be provided by external circuitry.

General Systems Operational Description

Display characters are retrieved from memory and displayed on a row-by-row basis. The 8276 has two row buffers. While one row buffer is being used for display, the other is being filled with the next row of characters to be displayed. The number of display characters per row and the number of character rows per frame are software programmable, providing easy interface to most CRT displays. (See Programming Section.)

The 8276 uses BRDY to request character data to fill the row buffer that is not being used for display.

The 8276 displays character rows one scan line at a time. The number of scan lines per character row, the underline position, and blanking of top and bottom lines are programmable. (See Programming Section.)

The 8276 provides special Control Codes which can be used to minimize overhead. It also provides Visual Attribute Codes to cause special action on the screen without the use of the character generator. (See Visual Attributes Section.)

The 8276 also controls raster timing. This is done by generating Horizontal Retrace (HRTC) and Vertical Retrace (VRTC) signals. The timing of these signals is also programmable.

The 8276 can generate a cursor. Cursor location and format are programmable. (See Programming Section.)




Figure 3. CRT System Block Diagram




Figure 4. Display Of A Character Row

Display Row Buffering

Before the start of a frame, the 8276 uses BRDY and BS to fill one row buffer with characters.

When the first horizontal sweep is started, character codes are output to the character generator from the row buffer just filled. Simultaneously, the other row buffer is filled with the next row of characters.

After all the lines of the character row are scanned, the buffers are swapped and the same procedure is followed for the next row.

This process is repeated until all of the character rows are displayed.

Row Buffering allows the CPU access to the display memory at all times except during Buffer Loading (about 25%). This compares favorably to alternative approaches which restrict CPU access to the display memory to occur only during horizontal and vertical retrace intervals (80% of the bus time is used to refresh the display.)




Figure 5. First Row Buffer Filled




Figure 6. Second Row Buffer Filled, First Row Displayed




Figure 7. First Row Buffer Filled With Third Row, Second Row Displayed

Display Format

SCREEN FORMAT

The 8276 can be programmed to generate from 1 to 80 characters per row, and from 1 to 64 rows per frame.




Figure 8. Screen Format

The 8276 can also be programmed to blank alternate rows. In this mode, the first row is displayed, the second blanked, the third displayed, etc. Display data is not requested for the blanked rows.




Figure 9. Blank Alternate Rows Mode

ROW FORMAT

The 8276 is designed to hold the line count stable while outputting the appropriate character codes during each horizontal sweep. The line count is incremented during horizontal retrace and the whole row of character codes are output again during the next sweep. This is continued until the entire character row is displayed.

The number of lines (horizontal sweeps) per character row is programmable from 1 to 16.

The output of the line counter can be programmed to be in one of two modes.

In mode 0, the output of the line *counter* is the same as the line *number*.

8-252 AFN-00224B



In mode 1, the line *counter* is offset by one from the line *number*.

Note: In mode 1, while the *first* line (line number 0) is being displayed, the *last* count is output by the line counter (see examples).

Line Number								Line Counter Mode 0	Line Counter Mode 1
0								0000	1111
1	Ω			•				0001	0000
2					•			0010	0001
3						0		0011	0010
4	0					•		0100	0011
5						•		0101	0100
6					•			0110	0101
7		•						0111	0110
8		-				-		1000	0111
9					0	•		1001	1000
10								1010	1001
11								1011	1010
12								1100	1011
13							0	1101	1100
14					a			1110	1101
15							D	1111	1110

Figure 10. Example of a 16-Line Format

Line Number							Line Counter Mode 0	Line Counter Mode 1
0							0000	1001
1							0001	0000
2				а			0010	0001
3	0	•					0011	0010
4							0100	0011
5			•				0101	0100
6						•	0110	0101
7							0111	0110
8					\Box		1000	0111
9		D					1001	1000

Figure 11. Example of a 10-Line Format

Mode 0 is useful for character generators that leave address zero blank and start at address 1. Mode 1 is useful for character generators which start at address zero.

Underline placement is also programmable (from line *number* 0 to 15). This is independent of the line *counter* mode.

If the line *number* of the underline is greater than 7 (line *number* MSB = 1), then the top and bottom lines will be blanked.

Line Number										Line Counter Mode 0	Line Counter Mode 1
0	0					D	O			0000	1011
1	_				•					0001	0000
2		\Box		•					D	0010	0001
3			•							.0011	0010
4							\Box			0100	0011
5										0101	0100
6		-	•				•			0110	0101
7								•		0111	0110
8		•								1000	0111
9		•								1001	1000
10			•		•	•				1010	1001
11							О			1011	1010
	Top and Bottom Lines are Blanked										

Figure 12. Underline in Line Number 10

If the line *number* of the underline is less than or equal to 7 (line *number* MSB = 0), then the top and bottom lines will *not* be blanked.

Line Number							Line Counter Mode 0	Line Counter Mode 1
0		0					0000	0111
1 .		⊒ , ■					0001	0000
2							0010	0001
3	D .						0011	0010
4		•				C)	0100	0011
5							0101	0100
6							0110	0101
7	•	, "	•	•	•		0111	0110
		op a				n anked		

Figure 13. Underline in Line Number 7

If the line *number* of the underline is greater than the maximum number of lines, the underline will not appear.

Blanking is accomplished by the VSP (Video Suppression) signal. Underline is accomplished by the LTEN (Light Enable) signal.



DOT FORMAT

Dot width and character width are dependent upon the external timing and control circuitry.

Dot level timing circuitry should be designed to accept the parallel output of the character generator and shift it out serially at the rate required by the CRT display.




Figure 14. Typical Dot Level Block Diagram

Dot width is a function of dot clock frequency.

Character width is a function of the character generator width.

Horizontal character spacing is a function of the shift register length.

Note: Video control and timing signals must be synchronized with the video signal due to the character generator access delay.

Raster Timing

The character counter is driven by the character clock input (CCLK). It counts out the characters being displayed (programmable from 1 to 80). It then causes the line counter to increment, and it starts counting out the horizontal retrace interval (programmable from 2 to 32). This process is constantly repeated.




Figure 15. Line Timing

The line counter is driven by the character counter. It is used to generate the line address outputs (LC_{0-3}) for the character generator. After it counts all of the lines in a character row (programmable from 1 to 16), it increments the row counter, and starts over again. (See Character Format Section for detailed description of Line Counter functions.)

The row counter is an internal counter driven by the line counter. It controls the functions of the row buffers and counts the number of character rows displayed.




Figure 16. Row Timing

After the row counter counts all of the rows in a frame (programmable from 1 to 64), it starts counting out the vertical retrace interval (programmable from 1 to 4).




Figure 17. Frame Timing

The Video Suppression Output (VSP) is active during horizontal and vertical retrace intervals.

Dot level timing circuitry must synchronize these outputs with the video signal to the CRT Display.

8-254 AFN-00224B



Interrupt Timing

The 8276 can be programmed to generate an interrupt request at the end of each frame. If the 8276 interrupt enable flag is set, an interrupt request will occur at the beginning of the last display row.




Figure 18. Beginning of Interrupt

INT will go inactive after the status register is read.




Figure 19. End of Interrupt

A reset command will also cause INT to go inactive, but this is not recommended during normal service.

Note: Upon power-up, the 8276 Interrupt Enable Flag may be set. As a result, the user's cold start routine should write a reset command to the 8276 before system interrupts are enabled.


VISUAL ATTRIBUTES AND SPECIAL CODES

The characters processed by the 8276 are 8-bit quantities. The character code outputs provide the character generator with 7 bits of address. The Most Significant Bit is the extra bit and it is used to determine if it is a normal display character (MSB = 0), or if it is a Field Attribute or Special Code (MSB = 1).

Special Codes

Four special codes are available to help reduce bus usage.

SPECIAL CONTROL CHARACTER



S	S	FUNCTION
0	0	End of Row
0	1	End of Row-Stop Buffer Loading
1	0	End of Screen
1	1	End of Screen-Stop Buffer Loading

The End of Row Code (00) activates VSP and holds it to the end of the line.

The End of Row-Stop Buffer Loading (BRDY) Code (01) causes the Buffer Loading Control Logic to stop buffer loading for the rest of the row upon being written into the Row Buffer. It affects the display in the same way as the End of Row Code (00).

The End of Screen Code (10) activates VSP and holds it to the end of the frame.

The End of Screen-Stop Buffer Loading (BRDY) Code (11) causes the Row Buffer Control Logic to stop buffer loading for the rest of the frame upon being written. It affects the display in the same way as the End of Screen Code (10).

If the Stop Buffer Loading feature is not used, all characters after an End of Row character are ignored, except for the End of Screen character, which operates normally. All characters after an End of Screen character are ignored.

Note: If a Stop Buffer Loading is not the last character in a row, Buffer Loading is not stopped until after the next character is read. In this situation, a dummy character must be placed in memory after the Stop Buffer Loading character.

Field Attributes

The field attributes are control codes which affect the visual characteristics for a field of characters, starting at the character following the code up to, and including, the character which precedes the next field attribute code, or up to the end of the frame. The field attributes are reset during the vertical retrace interval.



The 8276 can be programmed to provide visible field attribute characters; all field attribute codes will occupy a position on the screen. These codes will appear as blanks caused by activation of the Video Suppression output (VSP). The chosen visual attributes are activated after this blanked character.

There are six field attributes:

- Blink—Characters following the code are caused to blink by activating the Video Suppression output (VSP). The blink frequency is equal to the screen refresh frequency divided by 32.
- Highlight—Characters following the code are caused to be highlighted by activating the Highlight output (HGLT).
- Reverse Video Characters following the code are caused to appear with reverse video by activating the Reverse Video output (RVV).
- Underline—Characters following the code are caused to be underlined by activating the Light Enable output (LTEN).
- 5,6. General Purpose—There are two additional 8276 outputs which act as general purpose, independently programmable field attributes. GPA₀₋₁ are active high outputs.





Figure 20. Example of a Visible Field Attribute (Underline Attribute)

FIELD ATTRIBUTE CODE



H = 1 FOR HIGHLIGHTING

B = 1 FOR BLINKING

R = 1 FOR REVERSE VIDEO

U = 1 FOR UNDERLINE

GG = GPA₁, GPA₀

Note: More than one attribute can be enabled at the same time.

If the blinking and reverse video attributes are enabled simultaneously, only the reversed characters will blink.

Cursor Timing

The cursor location is determined by a cursor row register and a character position register which are loaded by command to the controller. The cursor can be programmed to appear on the display as:

- 1. a blinking underline
- 2. a blinking reverse video block
- 3. a non-blinking underline
- 4. a non-blinking reverse video block

The cursor blinking frequency is equal to the screen refresh frequency divided by 16.

If a non-blinking reverse video *cursor* appears in a non-blinking reverse video *field*, the cursor will appear as a normal video block.

If a non-blinking underline *cursor* appears in a nonblinking underline *field*, the cursor will not be visible.

Device Programming

The 8276 has two programming registers, the Command Register and the Parameter Register. It also has a Status Register. The Command Register can only be written into and the Status Register can only be read from. They are addressed as follows:

C/P	OPERATION	REGISTER
0	Read	Reserved
0	Write	Parameter
1	Read	Status
1	Write	Command

The 8276 expects to receive a command and a sequence of 0 to 4 parameters, depending on the command. If the proper number of parameter bytes are not received before another command is given, a status flag is set, indicating an improper command.



Instruction Set

The 8276 instruction set consists of 7 commands.

COMMAND	NO. OF PARAMETER BYTES
Reset	4
Start Display	0
Stop Display	0
Load Cursor	2
Enable Interrupt	0
Disable Interrupt	0
Preset Counters	0

In addition, the status of the 8276 can be read by the CPU at any time.

1. RESET COMMAND

	OPERATION	C/P	DESCRIPTION	DATA BUS MSB LSB
Command	Write	1	Reset Command	00000000
Parameters	Write	0	Screen Comp Byte 1	знннннн
	Write	0	Screen Comp Byte 2	VVRRRRRR
	Write	0	Screen Comp Byte 3	UUUULLLL
	Write	0	Screen Comp Byte 4	M1CCZZZZ

Action—After the reset command is written, BRDY goes inactive, 8276 interrupts are disabled, and the VSP output is used to blank the screen. HRTC and VRTC continue to run. HRTC and VRTC timing are random on power-up

As parameters are written, the screen composition is defined.

Parameter—S Spaced Rows

S	FUNCTIONS
0	Normal Rows
1	Spaced Rows

Parameter—HHHHHHHH Horizontal Characters/Row

Н	н	н	н	н	н	н	NO. OF CHARACTERS PER ROW
0	0	0	0	0	0	0	1
0	0	0	0	0	0	1	2
0	0	0	0	0	1	0	3
							•
							•
1	Λ	Λ	i	1	1	1	80
i	ŏ	1	ò	ò	1	ò	Undefined
•	•			•	_	•	
1	1	1	1	1	1	1	Undefined

Parameter—VV Vertical Retrace Row Count

V	٧	NO. OF ROW COUNTS PER VRTC
0	0	1
0	1	2
1	0	3
1	1	4

Parameter—RRRRRR Vertical Rows/Frame

R	ı	R	R	R	R	R	NO. OF ROWS/FRAME
-		_	_	_	0	_	1
					0 1		3
				•			
1		1	1	1	1	1	64

Parameter—UUUU Underline Placement

υυυυ	LINE NUMBER OF UNDERLINE
0 0 0 0	1
0 0 0 1	2
0 0 1 0	3
•	•
	•
1 1 1 1	16

Parameter—LLLL Number of Lines per Character Row

	L	L	L	L	NO. OF LINES/ROW
_	0	0	0	0	1
	0	0	0	1	2
	0	0	1	0	3
					,
					•
	1	1	1	1	16

Parameter-M Line Counter Mode

	М	LINE COUNTER MODE
_	0	Mode 0 (Non-Offset) Mode 1 (Offset by 1 Count)

Parameter—CC Cursor Format

_ C (CURSOR FORMAT
0 (0	Blinking reverse video block
0 .	1	Blinking underline
1 (0	Non-blinking reverse video block
1	1	Non-blinking underline



Parameter—ZZZZ Horizontal Retrace Count

Z	z	z	z	NO. OF CHARACTER COUNTS PER HRTC
0	0	0	0	2
0	0	0	1	4
0	0	1	0	6
1	1	1	1	32

Note: uuuu MSB determines blanking of top and bottom lines (1 = blanked, 0 = not blanked).

2. START DISPLAY COMMAND

	OPERATION	C/P	DESCRIPTION	MSB LSB								
Command	Write	1	Start Display	00100000								
No p	arameters											

Action—8276 interrupts are enabled, BRDY goes active, video is enabled, Interrupt Enable and Video Enable status flags are set.

3. STOP DISPLAY COMMAND

	OPERATION	C/P	DESCRIPTION	DATA BUS MSB LSB									
Command	Write	1	Stop Display	0	1	0	0	0	0	0	0	٦	
No p	arameters			Г				_		_			

Action—Disables video, interrupts remain enabled, HRTC and VRTC continue to run, Video Enable status flag is reset, and the "Start Display" command must be given to reenable the display.

4. LOAD CURSOR POSITION

	OPERATION	C/P	DESCRIPTION	DATA BUS MSB LSB
Command	Write	1	Load Cursor	10000000
Parameters	Write Write	0	Char. Number Row Number	(Char. Position in Row) (Row Number)

Action—The 8276 is conditioned to place the next two parameter bytes into the cursor position registers. Status flag not affected.

5. ENABLE INTERRUPT COMMAND

	OPERATION	C/P	DESCRIPTION		SB	DA	AT#	BI	JS	LS	88
Command	Write	1	Enable Interrupt	1	0	1	0	0	0	0	0
No p	arameters										

Action—The interrupt enable flag is set and interrupts are enabled.

6. DISABLE INTERRUPT COMMAND

	OPERATION	C/P	P DESCRIPTION		SB		AT/	В	US	L	SB
Command	Write	1	Disable Interrupt		1	0	0	0	0	0	0
No p	arameters						_				

Action—Interrupts are disabled and the interrupt enable status flag is reset.

7. PRESET COUNTERS COMMAND

	OPERATION	C/P	DESCRIPTION		SB		AT/	8	US	L	88
Command	Write	1	Preset Counters		1	1	0	0	0	0	0
No p	arameters			Г							

Action—The internal timing counters are preset, corresponding to a screen display position at the top left corner. Two character clocks are required for this operation. The counters will remain in this state until any other command is given.

This command is useful for system debug and synchronization of clustered CRT displays on a single CPU.

Status Flags

	OPERATION	C/P	DESCRIPTION	MSB LSB
Command	Read	1.	Status Word	0 IE IR X IC VE BU X

- IE (Interrupt Enable) Set or reset by command. It enables vertical retrace interrupt. It is automatically set by a "Start Display" command and reset with the "Reset" command.
- IR (Interrupt Request) This flag is set at the beginning of display of the last row of the frame if the interrupt enable flag is set. It is reset after a status read operation.
- IC (Improper Command) This flag is set when a command parameter string is too long or too short. The flag is automatically reset after a status read.
- VE (Video Enable) This flag indicates that video operation of the CRT is enabled. This flag is set on a "Start Display" command, and reset on a "Stop Display" or "Reset" command.
- BU (Buffer Underrun) This flag is set whenever a Row Buffer is not filled with character data in time for a buffer swap required by the display. Upon activation of this bit, buffer loading ceases, and the screen is blanked until after the vertical retrace interval.



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature65°C to +150°C
Voltage On Any Pin
With Respect to Ground0.5V to +7V
Power Dissipation 1 Watt

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C; V_{CC} = 5V \pm 5\%)$

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
V _{IL}	Input Low Voltage	-0.5	0.8	٧	
V _{iH}	Input High Voltage	2.0	V _{CC} + 0.5V	٧	
V _{OL}	Output Low Voltage		0.45	٧	I _{OL} = 2.2 mA
V _{OH}	Output High Voltage	2.4		٧	$I_{OH} = -400 \mu\text{A}$
l _{IL}	Input Load Current		±10	μΑ	V _{IN} = V _{CC} to 0V
l _{OFL}	Output Float Leakage		±10	μΑ	V _{OUT} = V _{CC} to 0.45V
lcc	V _{CC} Supply Current		160	mA	

CAPACITANCE $(T_A = 25^{\circ}C; V_{CC} = GND = 0V)$

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
CIN	Input Capacitance		10	pF	f _C = 1 MHz
C _{I/O}	I/O Capacitance		20	pF	Unmeasured pins returned to V _{SS} .



A.C. CHARACTERISTICS ($T_A = 0^{\circ}C$ to $70^{\circ}C$; $V_{CC} = 5.0V \pm 5\%$; GND = 0V)

Bus Parameters (Note 1)

READ CYCLE

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
tar	Address Stable Before READ	0		ns	
tRA	Address Hold Time for READ	0		ns	
t _{RR}	READ Pulse Width	250		ns	
t _{RD}	Data Delay from READ		200	ns	C _L = 150pF
t _{DF}	READ to Data Floating	20	100	ns	

WRITE CYCLE

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
t _{AW}	Address Stable Before WRITE	0		ns	•
twA	Address Hold Time for WRITE	0		ns	
tww	WRITE Pulse Width	250		ns	
t _{DW}	Data Setup Time for WRITE	150		ns	
t _{WD}	Data Hold Time for WRITE	0		ns	

CLOCK TIMING

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
tCLK	Clock Period	480		ns	
^t KH	Clock High	240		ns	
t _{KL}	Clock Low	160		ns	
^t KR	Clock Rise	5	30	ns	
tKF	Clock Fall	5	30	ns	

Note 1: AC timings measured at $\rm V_{OH}$ = 2.0, $\rm V_{OL}$ = 0.8, $\rm V_{IH}$ = 2.4, $\rm V_{IL}$ = 0.45.

OTHER TIMING


SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
tcc	Character Code Output Delay		150	ns	C _L = 50 pF
tHR	Horizontal Retrace Output Delay		200	ns	C _L = 50 pF
t _{LC}	Line Count Output Delay		400	ns	$C_L = 50 pF$
t _{AT}	Control/Attribute Output Delay		275	ns	C _L = 50 pF
tvR	Vertical Retrace Output Delay		275	ns	C _L = 50 pF
t _{RI}	INT↓ from RD↑		250	ns	C _L = 50 pF
two	BRDY↑ from WR↑		250	ns	C _L = 50 pF
t _{RQ}	BRDY↓ from WR↓		200	ns	C _L = 50 pF
t _{LR}	BS↓ to WR↓	0		ns	
t _{RL}	WR↑ to BS↑	0		ns	

8-260 AFN-00224B




WAVEFORMS

Typical Dot Level Timing




Line Timing







Row Timing



Frame Timing




Interrupt Timing




intel


Timing for Buffer Loading




Write Timing




Read Timing



Clock Timing



Input and Output Waveforms for A.C. Tests



FOR A.C. TESTING, INPUTS ARE DRIVEN AT 2.4V FOR A LOGIC "1" AND 0.45V FOR A LOGIC "0." TIMING MEASUREMENTS FOR INPUT AND OUTPUT SIGNALS ARE MADE AT 2.0V FOR A LOGIC "1" AND 0.8V FOR A LOGIC "0."