

## 8218/8219 BIPOLAR MICROCOMPUTER BUS CONTROLLERS FOR MCS-80® AND MCS-85® FAMILIES

- 8218 for Use in MCS-80® Systems
- 8219 for Use in MCS-85® Systems
- Coordinates the Sharing of a Common Bus Between Several CPU's
- Reduces Component Count in Multimaster Bus Arbitration Logic
- Single +5 Volt Power Supply
- 28 Pin Package

The 8218 and 8219 Microcomputer Bus Controllers consist of control logic which allows a bus master device such as a CPU or DMA channel to interface with other masters on a common bus, sharing memory and I/O devices. The 8218 and 8219 consist of:

1. Bus Arbitration Logic which operates from the Bus Clock ( $\overline{BCLK}$ ) and resolves bus contention between devices sharing a common bus.
2. Timing Logic which when initiated by the bus arbitration logic generates timing signals for the memory and I/O command lines to guarantee set-up and hold times of the address/data lines onto the bus. The timing logic also signals to the bus arbitration logic when the current data transfer is completed and the bus is no longer needed.
3. Output Drive Logic which contains the logic and output drivers for the memory and I/O command lines.

An external RC time constant is used with the timing logic to generate the guaranteed address set-up and hold times on the bus. The 8219 can interface directly to the 8085A CPU and the 8218 interfaces to the 8080A CPU chip and the 8257 DMA controller.





Figure 1. Block Diagram



	8218	8219
(A)	IOWR	IO/M
(B)	MWTR	WR
(C)	IORR	RD
(D)	MRDR	ASRQ
(E)	BCR2	BCR2

N.C. = NO CONNECT

Figure 2. Pin Configuration

Table 1. Pin Description

Signals Interfaced Directly to the System Bus		
Symbol	Type	Name and Function
BREQ	O	<b>Bus Request:</b> The Bus Request is used with a central parallel priority resolution circuit. It indicates that the device needs to access the bus for one or more data transfers. It is synchronized with the Bus Clock.
BUSY	I/O	<b>Bus Busy:</b> Bus Busy indicates to all master devices on the bus that the bus is in use. It inhibits any other device from getting the bus. It is synchronized with Bus Clock.
BCLK	I	<b>Bus Clock:</b> The negative edge of Bus Clock is used to synchronize the bus contention resolution circuit asynchronously to the CPU clock. It has 100ns min. period, 35%–65% duty cycle. It may be slowed, single stepped or stopped.
BPRN	I	<b>Bus Priority In:</b> The Bus Priority In indicates to a device that no device of a higher priority is requesting the bus. It is synchronous with the Bus clock.
BPRO	O	<b>Bus Priority Out:</b> The Bus Priority Out is used with serial priority resolution circuits. Priority may be transferred to the next lower in priority as BPRN.
INIT	I	<b>Initialize:</b> The Initialize resets the 8218/8219 to a known internal state.
MRDC	O	<b>Memory Read Control:</b> The Memory Read Control indicates that the Master is requesting a read operation from the addressed location. It is asynchronous to the Bus Clock.
MWTC	O	<b>Memory Write Control:</b> The Memory Write Control indicates that data and an address have been placed on the bus by the Master and the data is to be deposited at that location. It is asynchronous to the Bus Clock.
IORC	O	<b>I/O Read Control:</b> The I/O Read Control indicates that the Master is requesting a read operation from the I/O device addressed. It is asynchronous to the Bus Clock.
IOWC	O	<b>I/O Write Control:</b> The I/O Write Control indicates that Data and an I/O device address has been placed on the bus by the Master and the data is to be deposited to the I/O device. It is asynchronous to the Bus Clock.
Signals Generated or Received by the Bus Master		
BCR1/ BCR2	I	<b>Bus Control Request:</b> Bus Control Request 1 or Bus Control Request 2 indicate to the 8218/8219 that the Master device is making a request to control the bus. BCR2 is active low in the 8218 (BCR2). BCR2 is active high in the 8219.
RSTB	I	<b>Request Strobe:</b> Request Strobe latches the status of BCR1 and BCR2 into the 8218/8219. The strobe is active low in the 8218 and negative edge triggered in the 8219.

Signals Generated or Received by the Bus Master (Continued)		
Symbol	Type	Name and Function
ADEN	O	<b>Address and Data Enable:</b> Address and Data Enable indicates the Master has control of the bus. It is often used to enable Address and Data Buffers on the bus. It is synchronous with Bus Clock.
RDD	O	<b>Read Data:</b> Read Data controls the direction of the bi-directional data bus drivers. It is asynchronous to the Bus Clock. A high on RDD indicates a read mode by the master.
OVRD	I	<b>Override:</b> Override inhibits automatic de-select between transfers caused by a higher priority bus request. May be used for consecutive data transfers such as read-modify-write operations. It is asynchronous to the Bus Clock.
XSTR	I	<b>Transfer Start Request:</b> Transfer Start Request indicates to the 8218/8219 that a new data transfer cycle is requested to start. It is raised for each new word transfer in a multiple data word transfer. It is asynchronous to the Bus Clock.
XCP	I	<b>Transfer Complete:</b> Transfer Complete indicates to the 8218/8219 that the data has been received by the slave device in a write cycle or transmitted by the slave and received by master in a read cycle. It is asynchronous to the Bus Clock.
XCY	O	<b>Data Transfer:</b> Indicates that a data transfer is in progress. It is asynchronous to the Bus Clock.
WR, RD, IO/M	I	<b>Write, Read, IO/Memory:</b> WRITE, READ, IO/Memory are the control request inputs used by the 8085 and are internally decoded by the 8219 to produce the request signals MRDR, MWTR, IORR, IOWR. They are asynchronous to the Bus Clock. (8219 only)
ASRQ	I	<b>Asynchronous Bus Request:</b> Can be used for interrupt status from the 8085. Acts like a level sensitive asynchronous bus request—no RSTB needed. It is asynchronous to the Bus Clock. (8219 only)
MRDR, MWTR, IORR, IOWR	I	<b>Memory Read Request, Memory Write Request, I/O Read Request, or I/O Write Request:</b> Indicate that address and data have been placed on the bus and the appropriate request is being made to the addressed device. Only one of these inputs should be active at any one time. They are synchronous to the Bus Clock. (8218 only)
ANYR	O	<b>Any Request:</b> Any Request is the logical OR of the active state of MRDR, MWTR, IORR, IOWR. It may be tied to XSTR when the rising edge of ANYR is used to initiate a transfer.
DLYADJ	I	<b>Delay Adjust:</b> Delay Adjust is used for connection of an external capacitor and resistor to ground to adjust the required set-up and hold time of address to control signal.

**FUNCTIONAL DESCRIPTION**

The 8218/8219 is a bipolar Bus Control Chip which reduces component count in the interface between a master device and the system Bus. (Master device: 8080, 8085, 8257 (DMA).)

The 8218 and 8219 serve three major functions:

1. Resolve bus contention.
2. Guarantee set-up and hold time of address/data lines to I/O and Memory read/write control signals (adjustable by external capacitor).
3. Provide sufficient drive on all bus command lines.

**Bus Arbitration Logic**

Bus Arbitration Logic activity begins when the Master makes a request for use of the bus on BCR1 or BCR2. The request is strobed in by RSTB. Following the next two falling edges of the bus clock (BCLK) the 8218/8219 outputs a bus request (BREQ) and forces Bus Priority Out inactive (BPRO). See Figures 1a and 1b.

BREQ is used for requesting the bus when priority is decided by a parallel priority resolver circuit.

BPRO is used to allow lower priority devices to gain the bus when a serial priority resolving structure is used. BPRO would go to BPRN of the next lower priority Master.

When priority is granted to the Master (a low on BPRN and a high on BUSY) the Master outputs a BUSY signal on the next falling edge of BCLK. The BUSY signal locks the master onto the bus and prohibits the enable of any other masters onto the bus.

At the same time BUSY goes active, Address and Data Enable (ADEN) goes active signifying that the Master has control of the bus. ADEN is often used to enable the bus drivers.

The Bus will be released only if the master loses priority; is not in the middle of a transfer, and Override is not active or, if the Master stops requesting the bus, is not in the middle of a data transfer, and Override is not active. ADEN then goes inactive.

Provision has been made in the 8218 to allow bus-synchronous requests. This mode is activated when BCR1, BCR2 and RSTB are all low. This action asynchronously sets the synchronization flip flop (FF2) in Figure 3a.




Figure 3a. 8218 Bus Arbitration Logic




Figure 3b. 8219 Bus Arbitration Logic

**Timing Logic**

Timing Logic activity begins with the rising edge of XSTR (Transfer Start Request) or with ADEN going active, whichever occurs second. This action causes  $\overline{XC\bar{Y}}$  (Transfer Cycle) to go active. 50-200ns later (depending on resistance and capacitance at DLYADJ) the appropriate Control Outputs will go active if the control input is active.

XSTR can be raised after the command goes active in the current transfer cycle so that a new transfer can be initiated immediately after the current transfer is complete.

A negative going edge on  $\overline{XC\bar{P}}$  (Transfer Complete) will cause the Control Outputs (MRDC, etc.) to go inactive. 50-200ns later (depending on capacitance at DLYADJ)  $\overline{XC\bar{Y}}$  will go inactive indicating the transfer cycle is completed.

Additional logic within the 8218/8219 guarantees that if a transfer cycle is started ( $\overline{XC\bar{Y}}$  is active), but the bus is not requested (BREQ is inactive) and there is no command request input (ANYR is output low), then the transfer cycle will be cleared. This allows the bus to be released in applications where advanced bus requests are generated but the processor enters a HALT mode.




Figure 4a. 8218 Control Logic

**Control Logic**

The control outputs are generated in the 8219 by decoding the 8085 system control outputs (i.e., RD, WR, IO/M) or in the 8218 by directly buffering the control inputs to the control outputs for use in an 8080 or DMA system (see Figures 4a and 4b). The control outputs may be held high (inactive) by the Timing Logic. Also the control outputs are enabled when the Master gains control of the bus and disabled when control is relinquished.

The Control Logic also has two other outputs, ANYR (Any Request) and RDD (Read Data). ANYR goes high (active) if any control requests (IOWR, etc.) are active. RDD controls the direction of the Masters Bi-directional Data Bus Drivers. The Bus Driver will always be in the Write mode (RDD = Low) except from the start of a Read Control Request to 25 to 70ns after  $\overline{XC\bar{P}}$  is activated.




Figure 4b. 8219 Control Logic


**ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias ..... 0°C to 70°C  
 Storage Temperature ..... -65°C to +150°C  
 Supply Voltage (V<sub>CC</sub>) ..... -0.5V to +7V  
 Input Voltage ..... -1.0V to V<sub>CC</sub> + 0.25V  
 Output Current ..... 100mA

\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. CHARACTERISTICS** (T<sub>A</sub> = 0°C to 70°C; V<sub>CC</sub> = 5V ± 5%)



Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
V <sub>C</sub>	Input Clamp Voltage			-1.0	V	V <sub>CC</sub> = 4.75V, I <sub>C</sub> = -5mA
I <sub>F</sub>	Input Load Current MRDR/INTA/MWTR/WR IORR/RD, IOWR/IO/M			-0.5	mA	V <sub>CC</sub> = 5.25V V <sub>F</sub> = 0.45V
	Other			-0.5	mA	
I <sub>R</sub>	Input Leakage Current			100	μA	V <sub>CC</sub> = 5.25 V <sub>R</sub> = 5.25
V <sub>TH</sub>	Input Threshold Voltage	0.8		2.0	V	V <sub>CC</sub> = 5V
I <sub>CC</sub>	Power Supply Current		200	240	mA	V <sub>CC</sub> = 5.25V
V <sub>OL</sub>	Output Low Voltage					V <sub>CC</sub> = 4.75
	MRDC, MWTC, IORC, IOWC			0.45	V	I <sub>OL</sub> = 32mA
	BREQ, BUSY			0.45	V	I <sub>OL</sub> = 20mA
	XCY, RDD, ADEN			0.45	V	I <sub>OL</sub> = 16mA
	BPRO, ANYR			0.45	V	I <sub>OL</sub> = 3.2mA
V <sub>OH</sub>	Output High Voltage					V <sub>CC</sub> = 4.75V
	MRDC, MWTC, IORC, IOWC BUSY O.C.	2.4				I <sub>OH</sub> = -2mA
	All Other Outputs	2.4				I <sub>OH</sub> = -400μA
I <sub>OS</sub>	Short Circuit Output Current	-10		-90	mA	V <sub>CC</sub> = 5.25V, V <sub>O</sub> = 0V
I <sub>O</sub> (OFF)	Tri-State Output Current			-100	μA	V <sub>CC</sub> = 5.25V, V <sub>O</sub> = 0.45V
				+100	μA	V <sub>CC</sub> = 5.25V, V <sub>O</sub> = 5.25V
C <sub>IN</sub>	Input Capacitance Except Busy		10	20	pF	
C <sub>IO</sub>	Input Capacitance Busy		25	35	pF	





**One Shot Delay Versus Delay Adjust Capacitance And Resistance**

**A.C. CHARACTERISTICS** ( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ;  $V_{CC} = 5V \pm 5\%$ )


Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
t <sub>BCY</sub>	Bus Clock Cycle Time	100			ns	35% to 65% Duty Cycle
t <sub>PW</sub>	Bus Clock Pulse Width	35		0.65 t <sub>BCY</sub>	ns	
t <sub>RQS</sub>	$\overline{\text{RSTB}}$ to $\overline{\text{BCLK}}$ Set-Up Time	25			ns	
t <sub>CSS</sub>	$\overline{\text{BCR}}_1$ and $\overline{\text{BCR}}_2$ to $\overline{\text{RSTB}}$ Set-Up Time	15			ns	
t <sub>CSH</sub>	$\overline{\text{BCR}}_1$ and $\overline{\text{BCR}}_2$ to $\overline{\text{RSTB}}$ Hold Time	15			ns	
t <sub>RQD</sub>	$\overline{\text{BCLK}}$ to $\overline{\text{BREQ}}$ Delay			35	ns	
t <sub>PRNS</sub>	$\overline{\text{BPRN}}$ to $\overline{\text{BCLK}}$ Set-Up Time	23			ns	
t <sub>BNO</sub>	$\overline{\text{BPN}}$ to $\overline{\text{BPRO}}$ Delay			30	ns	
t <sub>BYD</sub>	$\overline{\text{BCLK}}$ to $\overline{\text{BUSY}}$ Delay			55	ns	
t <sub>CAD</sub>	$\overline{\text{MRDR}}$ , $\overline{\text{MWTR}}$ , $\overline{\text{IORR}}$ , $\overline{\text{IOWR}}$ to ANYR Delay			30	ns	
t <sub>SXD</sub>	$\overline{\text{XSTR}}$ to $\overline{\text{XC}}_Y$ Delay			40	ns	
t <sub>SCD</sub>	$\overline{\text{XSTR}}$ to $\overline{\text{MRDC}}$ , $\overline{\text{MWTC}}$ , $\overline{\text{IORC}}$ , $\overline{\text{IOWC}}$ Delay	50		200	ns	Adjustable by External R/C
t <sub>XSW</sub>	$\overline{\text{XSTR}}$ Pulse Width	30			ns	
t <sub>XCD</sub>	$\overline{\text{XCP}}$ to $\overline{\text{MRDC}}$ , $\overline{\text{MWTC}}$ , $\overline{\text{IORC}}$ , $\overline{\text{IOWC}}$ Delay			50	ns	
t <sub>XCW</sub>	$\overline{\text{XCP}}$ Pulse Width	35			ns	
t <sub>CCD</sub>	$\overline{\text{XCP}}$ to $\overline{\text{XC}}_Y$ Delay	50		200	ns	Adjustable by External R/C
t <sub>CMD</sub>	$\overline{\text{MRDR}}$ , $\overline{\text{MWTR}}$ , $\overline{\text{IORR}}$ , $\overline{\text{IOWR}}$ to $\overline{\text{MRDC}}$ , $\overline{\text{MWTC}}$ , $\overline{\text{IORC}}$ , $\overline{\text{IOWC}}$			35	ns	
t <sub>CRD</sub>	$\overline{\text{MRDR}}$ , $\overline{\text{MWTR}}$ , $\overline{\text{IORR}}$ , $\overline{\text{IOWR}}$ to $\overline{\text{RDD}}$ Delay			25	ns	
t <sub>RW</sub>	$\overline{\text{RSTB}}$ Min. Neg. Pulse Width	30			ns	
t <sub>CPD</sub>	$\overline{\text{BCLK}}$ to $\overline{\text{BPRO}}$ Delay			40	ns	
t <sub>XRD</sub>	$\overline{\text{XCP}}$ to $\overline{\text{RDD}}$ Delay	25		70	ns	

**A.C. TESTING INPUT, OUTPUT WAVEFORM**

**A.C. TESTING LOAD CIRCUIT**



WAVEFORMS




WAVEFORMS (Continued)









MCS-80<sup>®</sup> CPU With 8218



MCS-85<sup>®</sup> CPU With 8219



MCS-85<sup>®</sup> CPU With 8219 Using Local Memory



Two Methods of Connecting Multiple 8218/8219's To Resolve Bus Contention Among Multiple Masters